We propose a radix-4 modular multiplication algorithm based on Montgomery's algorithm, and a radix-4 cellulararray modular multiplier based on Booth's multiplication algorithm. The radix-4 modular multiplier can be used to implement fast RSA cryptosystem. Due to reduced number of iterations and pipelining, our modular multiplier is four times faster than the cellular-array modular multiplier based on the original Montgomery's algorithm. The time to calculate a modular exponentiation is about n 2 clock cycles, where n is the word length, and the clock cycle is roughly equal to the delay time of a full adder. The utilization of the multiplier is 100% by interleaving consecutive exponentiations. Locality, regularity, and modularity make the proposed architecture suitable for VLSI implementation.
Introduction
With the increasing popularity of electronic communication, data security is becoming more and more important. In 1976, Diffie and Hellman invented a new concept of public-key cryptography [1] . Later, in 1978, Rivest, Shamir, and Adleman proposed the RSA public-key cryptosystem which is relatively secure and easy to implement [2] . In the RSA cryptosystem, both the encryption and decryption are modular exponentiation, which can be done by a sequence of modular multiplications. Therefore, fast modular multiplication becomes the key to realtime encryption and decryption in such a scheme.
Various algorithms for modular multiplication have been proposed in the past, and some of them have been realized [3] [4] [5] [6] . One of the most attractive modular multiplication algorithms was proposed by Montgomery [7] . Montgomery's algorithm needs n iterations in each modular multiplication and two additions per iteration, where n is the word length. Cellular arrays based on Montgomery's algorithm can be found in [8] [9] [10] .
A modified Montgomery's algorithm was first reported in [11] , where the multiplication and modular reduction steps in Montgomery's algorithm are separated such that only one addition is required in each iteration. However, the number of iterations in the modified algorithm is two times that of Montgomery's, hence the overall computation time is not reduced. In [12, 13] , the algorithm was further modified to reduce the number of iterations, doubling the speed of modular multiplication.
In this paper, we reduce the number of partial products by using radix-4 Booth's algorithm, and propose a radix-4 modular exponentiation algorithm. The proposed algorithm can be implemented using a linear cellular array. For a word length of n, the array has about n cells, and each cell contains two full adders and some logic gates. The two full adders in the cell are pipelined. The number of iterations in the multiplication process is n·3 2 as compared with 2n in the original multiplier. Therefore, the speed of the proposed modular multiplier is quadrupled. The time to calculate a modular exponentiation is n 2 τ, where τ is the delay time of a full adder.
To improve the utilization for radix-r modular multiplication without interleaving, we can merge log r cells into one processing element (PE), resulting in a digit-level array.
Modular Multiplication Algorithm
In RSA, to encrypt a message using the encryption key (E, N), we first partition the message (a string of bits) into a sequence of blocks and consider each block M as an integer between 0 and N 1. Then, we encrypt the message by raising each block to the Eth power modulo N, i.e., C M E´m od Nµ, for each message block M. Similarly, to decrypt the ciphertext using the decryption key (D, N), we raise each ciphertext block to the power D modulo N, i.e., M C E´m od Nµ, for each ciphertext block C.
Exponentiation is performed by repeated (iterated) squaring and multiplication operations. Let the binary representation of the exponent E be e n 1 e n 2 ¡ ¡ ¡ e 1 e 0 , then
A simple way to perform modular exponentiation is to repeat the modular squaring (M 2 i ) and modular multiplication (M i ¢P i ) operations from the least-significant bit (LSB) of E. This is called the L-algorithm. In the L-algorithm, n iterations are needed and each iteration needs two modular multiplications. However, the modular multiplications M 2 i and M i ¢ P i can be done in parallel. To reduce the time complexity, we have developed a radix-4 modular multiplication algorithm and designed a radix-4 modular multiplier based on Montgomery's modular arithmetic.
Review of Montgomery's Algorithm
Suppose N ń n 1 n 1 n 0 µ is an n-bit odd integer. Let A á n 1 a 1 a 0 µ and B b n 1 b 1 b 0 µ be two n-bit integers, where 0 A B N. Montgomery's modular multiplication is shown below, which generates a series of numbers, S 0 S 1 S n as outputs.
MG(A B N)
S 0 0; for(i 0; i n; i++)
return S n ;
In each iteration of the above procedure we need to accumulate three n-bit integers and divide the result by 2. This can be done by using two n-bit adders and right shifting by one bit the adder output. Therefore, each cell is composed of two full adders. Futhermore, by induction, the value of S n falls in the range´0 2Nµ instead of the initial range´0 Nµ. Therefore, post adjustment is required before the next modular multiplication is performed.
Radix-4 Modular Multiplication
We present the radix-4 Montgomery algorithm. By using radix-4 numbers for multiplication and modular reduction, the number of iterations can be reduced by half. The number is n in Montgomery's algorithm, which is equivalent to the number of partial products. To reduce the number of iterations (and the number of partial products to be accumulated) we propose a radix-4 Montgomery algorithm which requires only 
R4MG(A B N)
Procedure R4MG() has about n 2 iterations, while previous algorithms require n or 2n iterations [7, 11] . In each iteration, two additions are required, which is the same as MG(). Therefore, it is faster than Procedures MG(). By induction, the value of S n·3 2 falls in the rangé N Nµ, which is the same as the initial range. Therefore, no post adjustment is required during the entire exponentiation process.
Radix-4 Modular Exponentiation
Our modular exponentiation algorithm is based on the L-algorithm. Let R 4 n·3 2
and C R 2´m od Nµ, then the proposed exponentiation procedure is as shown below, where the final value P n is equal to M E´m od Nµ. Also, as discussed above, the range for the intermediate numbers (M i 's and P i 's) will not grow since we use R4MG().
R4ME(M E N)
if´P n 0µ P n P n · N; return P n ; Table 1 : Intermediate values of Procedure R4ME().
Note that we keep intermediate results M i and P i in the range´ N Nµ during the entire exponentiation process and convert only the final result P n to the range´0 Nµ by adding N to P n if P n 0. The intermediate values are shown in Table 1 . We can perform the exponentiation for one message block concurrently when we read the next message block and write the previously processed cipher block (with post adjustment).
Modular Multipliers

Montgomery's Modular Multiplier
We implement Montgomery's algorithm using a cellular array circuit. The dependence graph (DG) and signal flow graph (SFG) [14] of the modular multiplication algorithm are shown in Fig. 1 . In the figure, the projection direction vector d 0 1µ, and the schedule vector s 1 2µ T . The utilization ratio of the cells is 50%. The resulting modular multiplier is shown in Fig. 2 , where the signal q i is generated by XORing the LSB of S i and a i B. We use two n-bit adders to add S i , a i B, and q i N. The pipeline technique is applied to the design to reduce the clock period. We divide a cell into three subcells which belong to different pipeline stages. As shown in 
Radix-4 Modular Multiplier
The recoding rules for the radix-4 Booth algorithm are shown in Table 2 [15] . The signals Code[2:0] are used to select ¦B, ¦2B, or 0 as the partial product.
The DG and SFG of the radix-4 modular multiplication algorithm are shown in Fig. 3 . We let the projection direction vector d 0 1µ and the schedule vector s 1 3µ T . Note that the utilization ratio of the cells is 33%. The 
·0
000 utilization can be improved by interleaving as shown in Fig. 4 , where inputs´a bµ are interleaved with the in-
Interleaving two modular multiplications increases the utilization to 67%. As described in R4MG(), we must determine the modular reduction value N i , where Ä n i1 . Note that subtracting N is easier than adding 3N, so we subtract N when t i0 1 and t i1 n 1 . Therefore, a 2 ¼ s-complement modular multiplier is required. In 2 ¼ s-complement multiplication, sign extension is needed when we accumulate the partial products. This can be done by using signals ctr1 and ctr2 and the pp i4 XNOR gate as shown in Fig. 4 .
As shown in Fig. 5 , we need to add at most three D FFs in each cell. However, the utilization ratio is reduced to 25% due to pipelining. Fortunately, in RSA, a message to be encrypted is divided into a sequence of blocks, and each block is raised to the Eth power modulo N independently, so the modular exponentiations of the successive message blocks can be done in parallel by interleaving. Furthermore, in a modular exponentiation, the computation of M 2 i and M i ¢P i can also be interleaved. Our design thus can execute four modular multiplications at the same time by this double interleaving. The utilization is then increased to 100%. Since the number of partial products Z  Z   3  3  3  3   3  3  3  3   2  2  2  2  2   3  3  3   2  2  2  2   2  2  2  2 T0  T1   T2  T3  T4  T5   T6  T7  T8   T9   1 is reduced in half, the number of iterations is so reduced. Compared with [12, 13] , we have two times the speed and 1.5 times the hardware cost. The extra 50% hardware cost is due to the interleaving control circuit and the pipeline registers. The time to compute four interleaved modular multiplications is about 2n clock cycles, and the time to compute a modular exponentiation is about n 2 clock cycles. Table 3 compares the hardware and time complexity of several linear-array RSA systems. In the table, α and τ are roughly the area and delay of a full adder cell, respectively. We normalize the clock period to the delay time τ. From the table, our architecture has the lowest computation time as compared with other works. When the size of the message block and encryption key are 512 bits, the encryption throughput rate is about 300K bps using a 150MHz clock. [9] 4n 2 τ 2nα [11] 4n 2 τ 2nα [12] 2n 2 τ 2nα [13] 2n
Ours n 2 τ 3nα
Digit-Level Modular Multiplier
For a radix-r system, the number of iterations is n·´logr·1µ log r . However, the utilization is reduced to 1 log r·1 . To increase the utilization of a radix-r modular multiplier without interleaving, we can merge logr cells into one processing element (PE) and form a digit-level array multiplier. For example, in Fig. 6 two cells are merged into one PE, so the utilization is increased from 1 3 to 1 2. In a radix-4 digit-level cellular array, each PE contains two 2-bit adders. The critical path is equal to the delay of three full adders. Therefore, the clock period is roughly 3τ. Though the number of iterations is reduced, the hardware complexity and the clock period increase. As Fig. 7 shows, each PE of a radix-16 multiplier contains an NSelector circuit, a B-Selector circuit, and two 4-bit adders. For n-bit modular multiplication, the number of iterations is n·5 4 , but the clock period is roughly 5τ (i.e., log r · 1). Because the utilization is 50%, we need roughly n 2 clock cycles to compute two interleaved modular multiplications. We can reduce the clock period by using a fast 4-bit adder (such as the carry look-ahead adder), but this is basically a tradeoff between computation time and silicon area. Another possibility is that the signed digit number system can be used to avoid carry propagation in the PE and hence increase the speed of the high-radix modular multiplier.
Conclusions
We have presented radix-4 modular multiplication and modular exponentiation algorithms. In the algorithms, we are able to keep the intermediate results in the rangé N Nµ, so no post adjustment is required for each multiplication during the modular exponentiation process. A cellular-array modular multiplier based on the algorithm and Booth's multiplication has been presented, which is efficient especially for RSA cryptosystem where modular multiplications are performed iteratively. Compared with previous designs, the number of clock cycles of our pipelined radix-4 modular multiplier for a modular exponentiation is about n 2 τ, where τ is roughly the delay of a full-adder. The proposed multiplier is four times faster than those based on the original Montgomery algorithm, and is two times faster than those reported in [12, 13] . A high-radix digit-level modular multiplier was also discussed. Extending the design for a larger moduli is straightforward.
